

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/602,740	06/25/2003	Hirokuni Fujiyama	60188-618	60188-618 9913	
7590 07/06/2004			EXAMINER		
Jack Q. Lever, Jr. McDERMOTT, WILL & EMERY 600 Thirteenth Street, N.W. Washington, DC 20005-3096			TRA, ANH QUAN		
			ART UNIT	PAPER NUMBER	
			2816		
			DATE MAILED: 07/06/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

		~~~			
	Application No.	Applicant(s)			
Office Action Summer	10/602,740	FUJIYAMA ET AL.			
Office Action Summary	Examiner	Art Unit			
The MAN INC DATE CO.	Quan Tra	2816			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) day fill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. \$ 133).			
Status					
1) Responsive to communication(s) filed on 25 Ju	ine 2003.				
· · · · · · · · · · · · · · · · · · ·					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4) ☐ Claim(s) 1-12 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) 3 is/are allowed. 6) ☐ Claim(s) 1,6,8 and 11 is/are rejected. 7) ☐ Claim(s) 2,4,5,7,9,10 and 12 is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or					
Application Papers					
9) The specification is objected to by the Examiner 10) The drawing(s) filed on is/are: a) access applicant may not request that any objection to the objected to by the Examiner  Replacement drawing sheet(s) including the correction access access and the correction access access and the correction access access access and the correction access	epted or b) objected to by the Edrawing(s) be held in abeyance. See on is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priori application from the International Bureau * See the attached detailed Office action for a list of	s have been received. s have been received in Application ity documents have been received (PCT Rule 17.2(a)).	on No ed in this National Stage			
Attachment(s)					
1) Notice of References Cited (PTO-892)	4) Interview Summary				
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:	te atent Application (PTO-152)			

#### **DETAILED ACTION**

Page 2

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1 and 6 are rejected under 35 U.S.C. 102(b) as being anticipated by Wietecha et al. (USP 5736885).

As to claim 1, Wietcha et al. discloses in figure 1 an offset control circuit for adjusting offset voltages contained in differential voltages (VPOS, VNEG) that are input from a pair of differential voltage input terminals (gates of M5, M6) and outputting the adjusted differential voltages from a pair of differential voltage output terminals (sources of M5, M6), the offset control circuit comprising: a voltage/current converting portion (M5, M6) that includes the pair of differential voltage input terminals and a pair of differential current output terminals, that generates a pair of differential output currents corresponding to a potential difference between a pair of differential input voltages input from the pair of differential voltage input terminals, and that outputs the pair of differential output currents from the pair of differential current output terminals; an offset adjusting current-generating portion (M1, M2) that includes a pair of offset adjusting current-output terminals (drains of M1, M2) connected to the pair of differential current output terminals of the voltage/current converting portion, and at least two offset adjusting current-control terminals (gates of M1, M2), that generates a pair of offset adjusting currents by being controlled by offset adjusting current control signals (22, 24) input from the

Application/Control Number: 10/602,740

Art Unit: 2816

offset adjusting current-control terminals, and that outputs the pair of offset adjusting currents from the pair of offset adjusting current-output terminals; and a current/voltage converting portion (R1) that includes a pair of differential terminals (the two ends of R1) connected to the pair of differential current output terminals of the voltage/current converting portion, the pair of offset adjusting current-output terminals of the offset adjusting current-generating portion and the pair of differential voltage output terminals, that feeds a current flowing between the two differential terminals constituting the pair of differential terminals, that converts the current into a corresponding voltage, and that generates the converted voltage at the pair of differential voltage output terminals.

As to claim 6, figure 1 shows the current/voltage converting portion is resistor means having a predetermined resistance and being connected between the pair of differential terminals.

### Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 8 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wietecha (USP 5736885).

As to claim 8, Wietecha's figure 1 shows all limitations of the claim except for the "current/voltage converting portion is a fifth transistor that is connected between the pair of differential terminals and whose gate is connected to an input/output current control terminal". However, it is notoriously well known in the art that MOSFET that controlled by a bias voltage

Art Unit: 2816

is function as a resistor. Therefore, it would have been obvious to one having ordinary skill in the art to use MOSFET connected as resistor for Wietecha's resistor R1 for the purpose of saving space.

As to claim 11, figure 1 shows a processing circuit (circuit, not shown, that generating VNEG and VPOS) that performs predetermined processing for a differential output voltage(VNEG, VPOS)whose offset voltage has been adjusted with the offset control circuit (circuit figure 1). Thus, figure 1 shows all limitations of the claim except for "the offset control circuit and the processing circuit are formed on a single chip". However, it is notoriously well known in the art that circuits in the same chip have the same process of variation and temperature characteristic. Therefore, it would have been obvious to one having ordinary skill in the art to make the circuit that generating signals VNG and VPOS and circuit figure 1 in the same chip for the purpose of matching the temperature characteristic.

#### Allowable Subject Matter

- 5. Claims 2, 4, 5, 7, 9, 10 and 12 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 6. Claim 3 is allowed.

Claims 2, 4, 5, 7, 9 and 10 would be and claim 3 are allowable because the prior art fails to teach the voltage/current converting portion, current/voltage converting portion, and offset adjusting current generating portion having the combine of elements as claimed.

Claim 12 would be allowable because the prior art fails to teach the processing circuit having elements as claimed.

Application/Control Number: 10/602,740 Page 5

Art Unit: 2816

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quan Tra whose telephone number is 571-272-1755. The examiner can normally be reached on 8:00 A.M.-5:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Quan Tra

Patent Examiner

July 1, 2004